

# **TFT MONOCHROME LCD MODULE**

# NL256204AM15-01

51cm (20.1 Type) QSXGA

PRELIMINARY DATA SHEET **=** 

(1st edition)

All information is subject to change without notice. Please confirm the delivery specification before starting to design your system.

#### INTRODUCTION

No part of this document shall be copied in any form or by any means without the prior written consent of NEC Corporation.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a product described herein or any other liability arising from use of such application. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or of others.

While NEC Corporation has been making continuous effort to enhance the reliability of its products, the possibility of failures cannot be eliminated entirely. To minimize risks of damage to property or injury to person arising from a failure in an NEC product, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.

NEC products are classified into the following three quality grades: "Standard", "Special", "Specific"

The *"Specific"* quality grade applies only to applications developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a product depend on its quality grade, as indicated below. Customers must check the quality grade of each application before using it in a particular application.

- *Standard:* Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
- *Special:* Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
- *Specific:* Military systems, aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems (medical equipment, etc.) and any other equipment

The quality grade of this product is "*Standard*" unless otherwise specified in this document. If customers intend to use this product for applications other than those specified for "*Standard*" quality grade, they should contact NEC Corporation sales representative in advance.

Anti-radioactive design is not implemented in this product.

3/35

# CONTENTS

INTRODUCTION	2
1. OUTLINE	
2. FEATURES	
3. APPLICATION	
4. PRINCIPLE AND STRUCTURE	
5. OUTLINE OF CHARACTERISTICS	
6. BLOCK DIAGRAM	
7. GENERAL SPECIFICATIONS	7
8. ABSOLUTE MAXIMUM RATINGS	
9. ELECTRICAL CHARACTERISTICS	
10. POWER SUPPLY VOLTAGE SEQUENCE	. 11
11. INTERFACE PIN CONNECTIONS AND FUNCTIONS	. 12
12. METHOD OF CONNECTION FOR LVDS TRANSMITTER	. 19
13. DISPLAY GRAYSCALES vs. INPUT DATA SIGNALS	. 21
14. 10BIT LOOK UP TABLE FOR GAMMA ADJUSTMENT	. 22
15. LUT SERIAL COMMUNICATION TIMINGS	. 24
16. INPUT SIGNAL TIMINGS	. 25
17. OPTICAL CHARACTERISTICS	. 29
18. RELIABILITY TESTS	. 31
19. PRECAUTIONS	. 32
19.1 MEANING OF CAUTION SIGNS	. 32
19.2 CAUTIONS	. 32
19.3 ATTENTIONS	. 32
20. OUTLINE DRAWINGS	. 34
REVISION HISTORY	. 35

### **1. OUTLINE**

NL256204AM15-01 is a TFT (thin film transistor) active matrix monochrome liquid crystal display (LCD) comprising amorphous silicon TFT attached to each signal electrode, a driving circuit and a backlight with an inverter.

This product has a 51cm (20.1 inches) display area by a diagonal, and contains 2560×2048 pixels in it. Also it can display 256 gray scale per one sub-pixel.

# 2. FEATURES

- Ultra-wide viewing angle (with lateral electric field) (Super Advanced SFT Panel)

- High resolution
- Low reflection
- LVDS interface
- High luminance
- Small fool print
- Incorporated direct type backlight (twelve lamps in backlight unit with an inverter)
- Replaceable backlight unit (part No. : TBD)
- Replaceable inverter (part No. : TBD)

#### **3. APPLICATION**

- EWS monitors
- Monitors for CAD system
- Monitors for medical system


#### 4. PRINCIPLE AND STRUCTURE

A monochrome TFT (thin film transistor) LCD module is composed of a TFT liquid crystal panel structure, LSIs for driving the TFT array, and a backlight assembly. The TFT liquid crystal panel structure is injected liquid crystal material into the narrow gap between a TFT array glass substrate. Also, LCD module is connected the driver LSIs with a TFT liquid crystal panel structure, and then the backlight assembly is attached to the backside of the panel.

Gray scale data signals from a source system are modulated into a form suitable for active matrix addressing by the onboard signal processor and sent to the driver LSIs which in turn addresses the individual TFT cells.

Working as an electro-optical switch, each TFT cell regulates transmitted light from the backlight assembly when worked by the data source.

	DOD-M-1167 5/35
5. OUTLINE OF CHARAG	CTERISTICS (at room temperature)
Display area	399.36 (H) × 319.49 (V) mm
Drive system	a-Si TFT active matrix
Display gray scale	256
Number of pixels	2560 (H) × 2048 (V)
Pixel arrangement	Sub-pixel Vertical stripe
Pixel pitch	$0.156 (H) \times 0.156 (V) mm$
Module size (Include an i-guard sens	423.4 (H, Typ.) × 346.5 (V, Typ.) × 43.5 (D, Typ.) mm or)
Weight	2600 g (Typ.)
Contrast ratio	600:1(Typ.)
Viewing angle (more the	an the contrast ratio of 10:1) - Horizontal: 85° (Typ., left side, right side) - Vertical: 85° (Typ., up side, down side)
Designed viewing direct	ion - Optimum grayscale (γ=DICOM): perpendicular
Polarizer Pencil-hardnes	3 H (Min., at JIS K5400)
Response time	30 ms (Typ.), (Ton + Toff)
Luminance	850 cd/m <sup>2</sup> (Typ.)
Polarizer type	(Antiglare)
Signal system	4 ports LVDS interface (THC63LV824×2pcs, THine Electronics, Inc.) RGB 8-bit signals, Data enable signal (DE) THC63LVD823 (THine Electronics, Inc.) are preferable.
Supply voltage	12V (Logic, LCD driving), 12V (Backlight)
Backlight	Direct light type: twelve cold cathode fluorescent lamps with an inverter [Replaceable parts] - Backlight unit: TBD - Inverter: TBD
Power consumption	75.6 W (Typ.) (at maximum luminance)



7/35

# 7. GENERAL SPECIFICATIONS

Parameter	Parameter Specification			
Module size $\begin{array}{l} 423.4 \ (\text{H}) \times 346.5 \ (\text{V}) \times 43.5 \ (\text{D}) \\ (\text{Include an i-guard sensor}) \end{array}$		mm		
Display area	399.36 (H) × 319.488 (V) [Diagonal display size: 51cm ( Type 20.1)]	mm		
Number of pixels	2560 (H) × 2048 (V)	pixel		
Dot pitch	$0.052 (H) \times 0.156 (V)$	mm		
Pixel pitch	0.156 (H) × 0.156 (V)	mm		
Pixel arrangement	3 sub-pixel vertical stripe	-		
Display gray scale	256 (per one sub-pixel)	gray scale		
Weight	2600 (Typ.)	g		

# 8. ABSOLUTE MAXIMUM RATINGS

Parameter		Symbol	Rating	Unit	Remarks
Secondaria en alta en		VDD	-0.3 to +15.0	V	$T_{-} = 2500$
Supply voltage		VDDB	-0.3 to +15.0	V	$Ta = 25^{\circ}C$
LVDS input voltage (LC	D)	Vi	-0.3 to 3.6	V	
Control logic input voltage MOD0,MOD1,MOD2)		ViC	-0.3 to +3.9	V	$Ta = 25^{\circ}C, VDD = 12V$
Backlight logic input voltage (BRTC,BRTP,PWSEL)		ViB1,2	-0.3 to +5.5	V	$Ta = 25^{\circ}C$
BRTL input voltage (BRTL)		ViB3	-0.3 to +1.5	V	VDDB=12V
Storage temperature		Tst	-20 to +60	°C	-
		TopF	0 to +55	°C	Module surface Note1
Operating temperature		TopR	0 to +55	°C	Module rear surface Note2
D -1 - (			≤ 95	%	Ta≤40°C
Relative humidity	Note3	RH	≤ 85	%	40°C <ta≤50°c< td=""></ta≤50°c<>
	INDIES		≤ 70	%	50°C <ta≤55°c< td=""></ta≤55°c<>
Absolute humidity Note3		АН	≤ 73 Note4	g/m <sup>3</sup>	Ta>55°C

Note1: Measured at the LCD panel surface center (including self-heat)

Note2: Measured at center of the rear shield (including self-heat)

Note3: No condensation

Note4: Ta = 55°C, RH = 70%

# 8/35

# 9. ELECTRICAL CHARACTERISTICS

# (1) Controller / LCD driving


						$(Ta = 25^{\circ}C)$
Parameter	Symbol	Min.	Тур.	Max.	Unit	Remarks
Supply voltage	VDD	10.8	12.0	13.2	V	-
Ripple voltage	VRP		-	100	mV	for VDD
Differential input "L" Threshold voltage	ViTL	-100	-	-	mV	at VCM=1.2V
Differential input "H" Threshold voltage	ViTH	-	-	+100	mV	VCM: Common mode voltage for LVDS driver
Input voltage width	Vi	0	-	2.4	V	-
Terminating resistor	RT	-	100		Ω	-
Logic input "L" level	ViCL	0	-	0.8	V	
Logic input "L" current	IiCL	-10		-10	μΑ	MOD0,MOD1,MOD2
Supply current	IDD	-	(2300) Note1	2700 Note2	mA	at VDD=12.0V, MODE1 is selected.

Note1: Checkered flag pattern (by EIAJ ED-2522) Note2: Pattern for maximum current

# (2) Backlight

						$(1a = 25^{\circ}C)$	
Parameter	Symbol	Min.	Тур.	Max.	Unit	Remarks	
Supply voltage	VDDB	-	12.0	-	V	backlight power supply	
Logic input "L" level	ViBL1	0	-	0.8	V	for BRTP	
Logic input "H" level	ViBH1	2	-	5.25	V		
Logic input "L" level	ViBL2	0	-	0.8	V	for DDTC DWSEI	
Logic input "H" level	ViBH2	2	-	5.25	V	for BRTC, PWSEL	
Logic input "L" current	IiBL1	-1.6	-	-	mA	for BRTP	
Logic input "H" current	IiBH1	-	-	3.5	mA	IOI BRI P	
Logic input "L" current	IiBL2	-610	-	-	μA	for BRTC, PWSEL	
Logic input "H" current	IiBH2	-	-	440	μA	IOI BRIC, FWSEL	
Supply current	IDDB	-	4000	4800	mA	VDDB=12.0V at Max. luminance	

 $(Ta = 25^{\circ}C)$ 



- Note1: The power supply lines (VDDB and GNDB) have large ripple voltage while dimming. There is the possibility that the ripple voltage produces an acoustic noise and signal wave noise in a system circuit (e.g. audio circuit). If the noise occurred in a circuit system, put an aluminum electrolytic capacitor (5,000 to  $6,000\mu$ F) between the power source lines (VDDB and GNDB), and the capacitor will be able to reduce the noise.
- Note2: Luminance control frequency indicate the input pulse frequency, when select the external pulse control. See '11.INTERFACE PIN CONECTIONS AND FUNCTIONS, (4) External pulse control for luminance'.

10/35

(4) Fuses

Fuse		use	Rating		Damaalaa	
Parameter	Туре	Supplier	Katilig	Fusing current	Remarks	
VDD	(CCE1NTE9)	KOA Comparation	(8A)	TBD A		
VDD	(CCF1NTE8)	KOA Corporation	(60V)	IDD A		
VDDD	(D.451007)		(7A)		Note1	
VDDB	(R451007)	Littelfuse Inc.	(63V)	TBD A		


Note1: The power supply capacity should be more than the fusing current. If the power supply capacity is less than the fusing current, the fuse may not blow for a short time, and then nasty smell, smoking and so on may occur.


# (5) Ripple of supply supply voltage


Supply voltage	VDD (for logic and LCD driver)	VDDB (for backlight)
Acceptable level Note1	≤ 100mVp-p	≤ 200mVp-p

Note1: The acceptable level of ripple voltage includes spike noise.

Example of the power supply connection







- Note1: LVDS signals should be measured at the terminal of  $100\Omega$  resistor.
- Note2: In terms of voltage variation (voltage drop) while VDD rising edge is below 10.8V, a protection circuit may work, and then this product may not work.
- Note3: The backlight power supply voltage should be inputted within the valid period of LVDS signals, in order to avoid unstable data display.
- Note4: Rising time of backlinght power supply (12V) should be less the 800ms, otherwise, the protection circuit will work, and backlight will be turned off.

Note5: When "L" period of BRTP is more than 50 ms, the backlight will be turned off by safety circuit. Note6: PWSEL must not be "H" while VDDB is 0V or BRTC is "L".

12/35

#### **11. INTERFACE PIN CONNECTIONS AND FUNCTIONS**

(1) Interface connector for signal and power


-	table plug	-	The second second second	••				
Supplier: Japan Aviation Electronics Industry Limited (JAE)								
Pin No.	Symbol	Function	Description	Pin No.	Symbol	Function	Description	
1	GND	ground	signal ground	21	DB1+	pixel data B1	LVDS	
2	CSR	Chip Select R		22	DB1-	pixer data B1	differential signal	
3	CSL	Chip Select L	LUT control gignal	23	GND	ground	signal ground	
4	SCLK	Serial Clock	LUT control signal	24	DB0+	re-	LVDS	
5	SDAT	Serial Data	1	25	DB0-	pixel data B0	differential signal	
6	MOD0	mode select	LVDS transmission	26	GND	ground	signal ground	
7	MOD1	mode select	mode select	27	DA3+		LVDS	
8	BSEL0	bit mapping	LVDS bit mapping	28	DA3-	pixel data A3	differential signal	
9	BSEL1	select	select	29	GND	ground	signal ground	
10	TEST	test terminal	keep connect Open	30	CKA+		LVDS	
11	GND	ground	signal ground	31	CKA-	pixel clock A	differential signal	
12	DB3+		LVDS	32	GND	ground	signal ground	
13	DB3-	pixel data B3	differential signal	33	DA2+		LVDS	
14	GND	ground	signal ground	34	DA2-	pixel data A2	differential signal	
15	CKB+	rival alask D	LVDS	35	GND	ground	signal ground	
16	CKB-	pixel clock B	differential signal	36	DA1+		LVDS	
17	GND	ground	signal ground	37	DA1-	pixel data A1	differential signal	
18	DB2+		LVDS	38	GND	ground	signal ground	
19	DB2-	pixel data B2	differential signal	39	DA0+		LVDS	
20	GND	ground	signal ground	40	DA0-	pixel data A0	differential signal	
				41	GND	ground	signal ground	

Note1: GND is signal ground for Controller. GND is not connected to FG (Frame Ground) and GNDB (Backlight ground) in the LCD module. These grounds should be connected to system ground in customer equipment.

Note2: Use  $100\Omega$  twist pair wires for the cable. Note3: All GND terminals should be used.

CN1: Figure of socket





13/35

Adap	table plug	g: FI-W31S						
Supp	Supplier: Japan Aviation Electronics Industry Limited (JAE)							
Pin No.	Symbol	Function	Description	Pir No	Symbol	Function	Description	
1	GND	ground	signal ground	16	GND	Ground	signal ground	
2	DD3+	rivel data D2	LVDS	17	DC3+-		LVDS	
3	DD3-	pixel data D3	differential signal	18	DC3-	pixel data C3	differential signa	
4	GND	ground	signal ground	19	GND	Ground	signal ground	
5	CKD+	pixel clock D	LVDS	20	CKC+	pixel clock C	LVDS	
6	CKD-	pixel clock D	differential signal	21	CKC-	pixel clock C	differential signal	
7	GND	ground	signal ground	22	GND	Ground	signal ground	
8	DD2+	pixel data D2	LVDS	23		pixel data C2	LVDS	
9	DD2-		differential signal	24	DC2-	pixel uata C2	differential signal	
10	GND	Ground	signal ground	25	GND	Ground	signal ground	
11	DD1+	pixel data D1	LVDS	26	DC1+	pixel data C1	LVDS	
12	DD1-		differential signal	27	DC1-		differential signa	
13	GND	Ground	signal ground	28	GND	Ground	signal ground	
14	DD0+	pixel data D0	LVDS	29	DC0+	pixel data C0	LVDS	
15	DD0-	pixel data D0	differential signal	30	DC0-		differential signa	
				31	GND	Ground	signal ground	


customer equipment.

Note2: Use  $100\Omega$  twist pair wires for the cable. Note3: All GND terminals should be used.

CN2: Figure of socket

31 29	 3 1
30 28	 4 2

CN3 socket: Adaptable pl	ug: IL-Z-					
Supplier:	1	Aviation Electronics Industry Limited (				
Pin No.	Symbol	Function	Description			
1	VDD					
2	VDD	12V power supply	+12V±10%			
3	VDD		$+12V\pm10\%$			
4	VDD					
5	GND					
6	GND	ground	signal ground			
7	GND	ground	signal ground			
8	GND					
(1 c	Backlight g ustomer eq	ground) in the LCD module. These grou	connected to FG (Frame Ground) and GNDB inds should be connected to system ground in CN3: Figure of socket 8 7 2 1			



Block Diaglam

15/35 DOD-M-1167 (2) Connector for backlight unit CN201 socket: DF3-8P-2H Adaptable plug: DF3-8S-2C Supplier: HIROSE ELECTRIC Co,.Ltd. Pin No. Symbol Function Description **GNDB** 1 **GNDB** 2 Ground for backlight Note1 3 **GNDB** 4 GNDB VDDB 5 6 VDDB 12V power supply +12V 7 VDDB 8 VDDB Note1: GNDB should be connected to system ground in customer equipment. Note2: All GNDB and VDDB terminals should be used CN201: Figure of socket 7 8 1 2 ..... CN202 socket: IL-Z-9PL1-SMTY Adaptable plug: IL-Z-9S-S125C3 Supplier: Japan Aviation Electronics Industry Limited (JAE) Pin No. Symbol Function Description 1 **GNDB** Ground for backlight Note1 2 **GNDB** Keep the terminal open 3 N.C. Non-connection "H" or "Open": Backlight on BRTC 4 Backlight ON/OFF control signal "L": Backlight off BRTH 5 Luminance control signal \_ BRTL Luminance control signal 6 BRTP 7 Luminance control signal \_ GNDB Ground for backlight Note1 8 9 **PWSEL** Luminance control select signal \_ Note1: All GNDB terminals should be used. CN202: Figure of socket

9 8 ...... 2 1

16/35

### (3) Luminance control

Control method	Function and adjustment	PWSEL	BRTP signal
PWM	Luminance controlled by BRTP signal. See "(4) External pulse control for luminance".	"L"	Input
Variable resistor Note1	The variable resistor for luminance control should be $10k\Omega$ type, and zero point of the resistor corresponds to the minimum of luminance. BRTH $RTH$ $R$ BRTL $R$ BRTL $R$ BRTL $R$ BRTL $R$ BRTL $R$ BRTL $R$ Max. luminance (100%): R=10k\Omega Min. luminance (30%): R=0\Omega Mating variable resistor: $10k\Omega \pm 5\%$ , B curve, 1/10W	"H" or "OPEN"	"OPEN"
Voltage Note1	BRTH should be fixed to 0V, and input to BRTL as follows. Max. Luminance (100%): 1V(Typ.) Min. Luminance (30%): 0V		

Note1: Luminance control may be overlap noises on the display image depending on input signal timing. In this case, keep off the interference between input signal and backlight driving signal, by PWM method.


17/35

## (4) External pulse control for luminance

Luminance control with external pulse is valid, when PWSWL is "L" and external pulse signal is inputted to BRTP. This luminance control is controlled by duty ratio, and luminance is as follows. Duty ratio=100%: Max. luminance

Duty ratio=20%: Min. luminance

In case of BRTC = High or Open, the inverter will stop work when BRTP terminal is fixed to Low in the condition of PWSEL = Low. In this case, backlight will not turn on, even if external pulse signal is put to BRTP again. This is no damage. Inverter will start to work when power is supplied again.



Parameter	Symbol	Min.	Тур.	Max.	Unit	Remarks
Frequency	1/tPW	185	-	325	Hz	Note1
"L" period	tLPW	-	-	50	ms	Note2
Pulse-width	tHPW/tPW	20	-	100	%	Note3
Luminance ratio	-	-	30 to 100	-	%	-
Input voltage	ViBL1	0	-	0.8	V	-
Input voltage	ViBH1	2.0	-	5.25	V	-

Note1: See the following formula for luminance control frequency.

Luminance control frequency = Vsync frequency  $\times$  (n+0.25) [or (n + 0.75)] Note2: In case tLPW exceeds 50ms, backlight will turn off by its protection circuits. Note3: Max. Luminance at 100%

Attention: External pulse control for luminance may be disturbed the display image when set up frequency is interfered with internal signal frequency.

18/35

# (5) LVDS data transmission mode

LVDS data transmission mode is selectable with MOD0, and MOD1 terminal.

MOD0 Termi Note	nal e1	mode name	data transmission chart
1	0		
Н	Η	mode 0 L/R transmission mode	LA, int(7:0)       DO(7:0)       D2(7:0)       D4(7:0)         RA, int(7:0)       D0(7:0)       D2(7:0)       D4(7:0)         RB, int(7:0)       D1(7:0)       D3(7:0)       D5(7:0)         CLK1_int
Н	L	mode 1 4divided transmission mode	LA.int(7:0)       DO(7:0)       D1(7:0)       D2(7:0)         RA.int(7:0)       DO(7:0)       D1(7:0)       D2(7:0)         LB.int(7:0)       D640(7:0)       D641(7:0)       D642(7:0)         CB.int(7:0)       D640(7:0)       D641(7:0)       D642(7:0)         CLK1_int
L	Н	Reserved	
L	L	Reserved	

Note1: "H" must be "OPEN"

19/35

# 12. METHOD OF CONNECTION FOR LVDS TRANSMITTER

LVDS data bit mapping mode is selectable with BSEL0, and BSEL1 terminal.

	Bit ma			I ransmitte	r Pin Assign		$ \rightarrow $			
$\mathbf{i}$		BSEL[1:0]		Singl type	Dual type		Output		C	N1
	[H:H]	[H:L]	[L:H]	LVDS Tx	Thine THC63LVD823	NS DS90C387	Connector		Pin No.	Signal name
	L2	L7	L0	TA0	R12	R10	_			
	L3	L6	L1	TA1	R13	R11	_	L	4-	
	L4	L5	L2	TA2	R14	R12	ATA-	$\sum$	40	DA0-
	L5	L4	L3	TA3	R15	R13	ATA+	$\neg$ · $\neg$	39	DA0+
	L6	L3	L4	TA4	R16	R14	_			
-	L7	L2	L5	TA5	R17	R15	_			
	C2	C7	C0	TA6	G12	G10				
	C3	C6	C1	TB0	G13	G11	_			
	C4	C5 C4	C2	TB1 TD2	G14	G12	_	$h_{\lambda}$	27	DAI
	C5	C4 C3	C3	TB2 TB3	G15 G16	G13 G14	ATB-		37 36	DA1- DA1+
	C6 C7	C3 C2	C4 C5	TB3 TB4	G18 G17	G14 G15	ATB+		30	DAI+
	R2	R7	R0	TB4 TB5	B12	B10	-			
	R3	R6	R1	TB5 TB6	B12 B13	B10 B11	-			
pixel	R4	R5	R2	TC0	B13 B14	B11 B12				
data	R4 R5	R3 R4	R3	TC1	B14 B15	B12 B13				
А	R6	R4 R3	R4	TC2	B15 B16	B15 B14			34	DA2-
	R7	R2	R5	TC3	B10 B17	B15	ATC-	$\vdash \frown \vdash$	33	DA2+
	Hsync	Hsync	Hsync	TC4	HSYNC	HSYNC	ATC+			
	Vsync	Vsync	Vsync	TC5	VSYNC	VSYNC				
	DE	DE	DE	TC6	DE	DE				
	L0	L1	L6	TD0	R10	R16				
	L1	L0	L7	TD1	R11	R17				
	C0	C1	C6	TD2	G10	G16	4.775	$\perp$ XX $\perp$	28	DA3-
	C1	C0	C7	TD3	G11	G17	ATD- ATD+		27	DA3+
	R0	R1	R6	TD4	B10	B16	AID			
	R1	R0	R7	TD5	B11	B17				
	NC	NC	NC	TD6	-	-		$-\infty$		
	CLK	CLK	CLK	CLK	CLK	CLK	ATCLK- ATCLK+		31 30	CKA- CKA+
	L2	L7	L0	TA0	R22	R20				
	L3	L6	L1	TA1	R23	R21				
	L4	L5	L2	TA2	R24	R22	BTA-		25	DB0-
	L5	L4	L3	TA3	R25	R23	BTA+		24	DB0+
	L6	L3	L4	TA4	R26	R24				
	L7	L2	L5	TA5	R27	R25	_			
	C2	C7	C0	TA6	G22	G20	_			
	C3	C6	C1	TB0	G23	G21				
	C4	C5	C2	TB1	G24	G22	-			
	C5	C4	C3	TB2	G25	G23	BTB-		22	DB1-
	C6	C3	C4	TB3	G26	G24	BTB+		21	DB1+
	C7	C2	C5	TB4	G27	G25	-			
	R2	R7	R0 R1	TB5	B22 B23	B20	-			
pixel	R3 R4	R6 R5	R1 R2	TB6 TC0	B23 B24	B21 B22		1		
data	R4 R5	R5 R4	R2 R3	TC0 TC1	B24 B25	B22 B23				
В	R5 R6	R4 R3	R3 R4	TC2	B25 B26	B23 B24			19	DB2-
	R7	R2	R5	TC3	B20 B27	B24 B25	BTC-	$\vdash \sim \vdash$	19	DB2- DB2+
	Hsync	Hsync	Hsync	TC4	HSYNC	HSYNC	BTC+		10	002
	Vsync	Vsync	Vsync	TC5	VSYNC	VSYNC				
	DE	DE	DE	TC6	DE	DE				
	LO	L1	L6	TD0	R20	R26		1		
	L1	L0	L7	TD1	R21	R27				
	C0	C1	C6	TD2	G20	G26			13	DB3-
	C1	C0	C7	TD3	G21	G27	BTD-		12	DB3+
	R0	R1	R6	TD4	B20	B26	BTD+			
	R1	R0	R7	TD5	B21	B27				
	NC	NC	NC	TD6	-	-		$h_{\lambda}$		
	CLK	CLK	CLK	CLK	CLK	CLK	BTCLK-		16	CKB-
									15	

20/35

		BSEL[1:0]		Singl type	Dual type		Output		C	'N2
	[H:H]	[H:L]	[L:H]	LVDS Tx	Thine	NS	Connector		Pin No.	Signa
				T 4 0	THC63LVD823	DS90C387	_			name
	L2	L7	LO	TA0	R12	R10	-			
	L3	L6	L1	TA1	R13	R11	-		20	DCO
	L4	L5	L2	TA2	R14	R12	CTA-	XX	30	DC0-
	L5	L4	L3	TA3	R15	R13	CTA+		29	DC0+
	L6	L3	L4	TA4	R16	R14	_			
	L7	L2	L5	TA5	R17	R15	_			
	C2	C7	C0	TA6	G12	G10				
	C3	C6	C1	TB0	G13	G11	_			
	C4	C5	C2	TB1	G14	G12				
	C5	C4	C3	TB2	G15	G13	CTB-	$\Box XX \Box$	27	DC1-
	C6	C3	C4	TB3	G16	G14	CTB-	$ \sim $	26	DC1+
	C7	C2	C5	TB4	G17	G15	CID			
	R2	R7	R0	TB5	B12	B10				
pixel	R3	R6	R1	TB6	B13	B11				
data	R4	R5	R2	TC0	B14	B12				
C	R5	R4	R3	TC1	B15	B13				
C	R6	R3	R4	TC2	B16	B14	077.0	$\Box X X \Box$	24	DC2-
	R7	R2	R5	TC3	B17	B15	CTC- CTC+	$P^{\sim}$	23	DC2+
	Hsync	Hsync	Hsync	TC4	HSYNC	HSYNC	CIC+			
	Vsync	Vsync	Vsync	TC5	VSYNC	VSYNC				
	DE	DE	DE	TC6	DE	DE				
	LO	L1	L6	TD0	R10	R16				
	L1	L0	L7	TD1	R11	R17				
	C0	C1	C6	TD2	G10	G16		$\Box XX \Box$	18	DC3-
	C1	C0	C7	TD3	G11	G17	CTD-		17	DC3+
	R0	R1	R6	TD4	B10	B16	CTD+			
	R1	R0	R7	TD5	B11	B17				
	NC	NC	NC	TD6	-					
	CLK	CLK	CLK	CLK	CLK	CLK	CTCLK- CTCLK+	μXX_	21 20	CKC- CKC+
	L2	L7	LO	TA0	R22	R20	CICLIC		20	CKC
	L2 L3	L/ L6	L0 L1	TA0	R22 R23	R20	-			
	L4	L5	L1 L2	TA1 TA2	R23	R21 R22	-		15	DD0-
	L4 L5	L3 L4	L2 L3	TA2 TA3	R24 R25	R23	DTA-		13	DD0-
	L5 L6	L4 L3	L3 L4	TA3	R25 R26	R24	DTA+		14	DD07
	L0 L7	L3 L2	L4 L5	TA4 TA5	R20	R24	-			
	C2	C7	C0	TA5 TA6	G22	G20	-			
	C2 C3		C0 C1		G22 G23	G20 G21	-			
		C6		TB0 TD1			-			
	C4	C5	C2	TB1	G24	G22	-	$\neg$	10	DD1
	C5	C4	C3	TB2	G25	G23	DTB-		12	DD1-
	C6	C3	C4	TB3	G26	G24	DTB+		11	DD1+
	C7	C2	C5	TB4	G27	G25	-			
	R2	R7	R0	TB5	B22	B20				
Pixel	R3	R6	R1	TB6	B23	B21	_			
data	R4	R5	R2	TC0	B24	B22	_			
D	R5	R4	R3	TC1	B25	B23	_	$h_{\lambda}$		
D	R6	R3	R4	TC2	B26	B24	DTC-		9	DD2-
	R7	R2	R5	TC3	B27	B25	DTC+		8	DD2+
	Hsync	Hsync	Hsync	TC4	HSYNC	HSYNC	_			
	Vsync	Vsync	Vsync	TC5	VSYNC	VSYNC	_			
	DE	DE	DE	TC6	DE	DE		1		
	LO	L1	L6	TD0	R20	R26				
	L1	L0	L7	TD1	R21	R27				
	C0	C1	C6	TD2	G20	G26	D		3	DD3-
	C1	C0	C7	TD3	G21	G27	DTD-		2	DD3+
	R0	R1	R6	TD4	B20	B26	DTD+			
	R1	R0	R7	TD5	B21	B27				
	NC	NC	NC	TD6	-	-	1			
	CLK	CLK	CLK	CLK	CLK	CLK	DTCLK-	μXX_	6	CKD-
							DTCLK+		5	CKD

21/35

# 13. DISPLAY GRAYSCALES vs. INPUT DATA SIGNALS

		-																							
									D	ata s	igna	1 (0:	Low	leve	el, 1:	: Hig	h leve	el)							
		LA	7 LA	6 LA:	5 LA4	LA3	LA2	LA1	LA0	CA	CA7 CA6 CA5 CA4 CA3 CA2 CA1 CA0			RA	7 RA	6 RA:	5 RA4	RA3	RA2	RA1	RA0				
Display	y colors	LB	7 LB	6 LB:	5 LB4	4 LB3	LB2	LB1	LB0	CB	7 CB	6 CB:	5 CB4	CB3	CB2	CB1	CB0	RB7 RB6 RB5 RB4 RB3 RB2 RB1 RB0							
		LC	7 LC	6 LC:	5 LC4	4 LC3	LC2	LC1	LC0	CC	CC7 CC6 CC5 CC4 CC3 CC2 CC1 CC0				RC7 RC6 RC5 RC4 RC3 RC2 RR1 RR0										
		LD	7 LD	6 LD:	5 LD4	4 LD3	LD2	LD1	LD0	CD7 CD6 CD5 CD4 CD3 CD2 CD1 CD0			RD	7 RD	6 RD:	5 RD4	RD3	RD2	RD1	RD0					
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	dark	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
Left	$\uparrow$	:								:								:							
grayscale	$\downarrow$	:								:								:							
	bright	1	1	1	1	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	White	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
		0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0
	dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0
Center	↑ 	:								:								:							
grayscale	↓ ↓	:	Δ	Δ	Δ	Δ	Δ	Δ	0	1	1	1	1	1	1	Δ	1		Δ	Δ	Δ	0	0	0	0
	bright	$\begin{array}{c} 0\\ 0\end{array}$	0 0	0 0	0 0	0 0	0 0	0 0	0	1	1	1	1	1	1	0	$\frac{1}{0}$	$\begin{array}{c} 0\\ 0\end{array}$	0 0	0 0	0 0	$\begin{array}{c} 0\\ 0\end{array}$	$\begin{array}{c} 0\\ 0\end{array}$	$\begin{array}{c} 0\\ 0\end{array}$	0
	White	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0	0	0	0
	Black	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
	DIACK	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1
	dark	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	0
Right	↑		U	U	U	U	U	U	v		Ū	U	0	0	U	U	Ū		U	U	U	0	0	1	Ŭ
grayscale	$\downarrow$									:															
	bright	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	0	1
	-	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	0
	White	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1
<b>N</b> T (		1 '	<i>.</i> .		0.0	1 .		1	1.		-			-			1								

Note1: The combination of 8-bit signals results in equivalent to 256 grayscale.

22/35

#### 14. 10BIT LOOK UP TABLE FOR GAMMA ADJUSTMENT Table1: Serial data Composition DATA DATA name Function Remarks D31 CMD5 Control Command D30 CMD4 Control Command D29 CMD3 Control Command See table2. D28 Control Command CMD2 D27 CMD1 Control Command D26 CMD0 Control Command D25 ADD9 LUT Address (MSB) D24 ADD8 LUT Address D23 ADD7 LUT Address D22 ADD6 LUT Address D21 ADD5 LUT Address See table3. D20 ADD4 LUT Address D19 ADD3 LUT Address D18 ADD2 LUT Address D17 ADD1 LUT Address D16 ADD0 LUT Address (LSB) "0" D15 Dummy Dummy Data D14 Dummy Data "0" Dummy "0" D13 Dummy Dummy Data D12 Dummy Dummy Data "0" "0" D11 Dummy Dummy Data D10 Dummy Data "0" Dummy D9 DATA9 LUT Data (MSB) D8 DATA8 LUT Data See table4. D7 DATA7 LUT Data D6 DATA6 LUT Data D5 DATA5 LUT Data D4 DATA4 LUT Data D3 DATA3 LUT Data DATA2 LUT Data D2 D1 DATA1 LUT Data DATA0 LUT Data D0 (LSB)

Table2: Command table (CMD5 to CMD0 : 6bit)

DATA name	Parameter	Remarks
CMD5	Must be set "1" for normal operation	-
CMD4	Must be set "1" for normal operation	-
CMD3	"1": Word write "0": Sequential write	-
CMD2	Must be set "1" for normal operation	-
CMD1	"1": Single sub pixel data write "0": Three sub pixel data write	"1": Use ADD9,ADD8 "0": Not use ADD9,ADD8
CMD0	Must be set "0" for normal operation	-


23/35

Table2: Address table (ADD9 to ADD0 : 10bit)

DATA name	Parameter	Remarks
ADD9	Sub pixel Select	
	ADD9:8=	
	0:0 Left	
ADD8	0:1 Center	-
	1:0 Right	
	1:1 Command	
ADD7	LUT Address (=Input Data)	If ADD9:8 = 1:1.
ADD6	256 address	Must be set $ADD7:0 = 00h$ .
ADD5	00h – FFh	
ADD4		
ADD3		
ADD2		
ADD1	]	
ADD0		

# Table3: Data table (DATA15 to DATA0 : 16bit)

DATA	DATA name	Parameter	Remarks
D15	Dummy	Dummy Data	
D14	Dummy	Must be set "0"	
D13	Dummy		
D12	Dummy		-
D11	Dummy		
D10	Dummy	]	
D9	DATA9	10bit LUT Data	Set ADD9:0=300h
D8	DATA8	000h – 3FFh	DATA9:0=000h : Disable LUT
D7	DATA7		(default)
D6	DATA6		DATA9:0=001h : Enable LUT
D5	DATA5		
D4	DATA4	]	
D3	DATA3	]	
D2	DATA2	]	
D1	DATA1	]	
D0	DATA0		



25/35

# 16. INPUT SIGNAL TIMINGS

(1) Input signal specifications

	Parameter	Symbol	Min.	Тур.	Max.	Unit	Remarks
CLK	Frequency	1/ tc	80.0	83.26 12.01	85.0	MHz ns	-
ULK	Duty	tc / tcl		N. 4 - 1		-	-
	Rise, fall	tcrf		Note1		ns	-
Hsync	Period	th	7.72 660	8.071 672	- 690	μs CLK	Typ=123.9kHz Note3
Tisyne	Display period	thd	640			CLK	-
	Blank	thp+thb+thf	20	32	50	CLK	-
Vsync	Period	tv	- 2053	16.667 2064	-	ms H	Typ=60.0Hz
vsync	Display period	tvd		2048	Н	-	
	Blank	tvp+tvb+tvf	5	16	-	Н	-
	CLK-DE set-up	tdes				ns	-
DE	CLK-DE hold	tdeh		Note1		ns	-
	Raise,fall	tderf				ns	-
	CLK-DATA set-up	tds				ns	-
DATA	CLK-DATA hold	tdh		Note1		ns	-
	Rise, fall	tdrf				ns	-

Note1: Timing specifications are defined by the input signals of LVDS transmitter.


THC63LVD823 (THine) or equivalent products are recommended for LVDS transmitter.


Note2: Both of "time" and "CLK number" of the "th" must keep the Minimum value of specification.

Note3: "th" (CLK number) should be fixed to 2n (n= natural number: 1,2,3...). In case "th" is not the specified value, it may cause display deterioration.

e.g.: "th" (CLK number)

660, 662, 664, ··· 672, 674, ··· 688, 690





28/35

(3) Display positions of input data

D(0,0)	D(1,0)	•••	D(2559,0)
D(0,1)	D(1,1)	•••	D(2559,1)
•	•	•	•
•	•	•	•
•	•	•	•
•	•	•	•
D(0,2047)	D(1,2047)	•••	D(2559,2047)

# (4) Pixel Arrangement

	0	1		2559
0	L C R	L C R	• • • • • • •	L C R
	• • •			
204	L C R	L C R	••••	L C R
7				

29/35


								(Note1)
Parameter	Symbol	Condition		Min.	Тур.	Max.	Unit	Remarks
Contrast ratio	CR	Note2		-	600	-	-	Note3
Luminance	L	White, Note2		-	850	-	cd/m <sup>2</sup>	-
Luminance uniformity	LU	Max. / Min.		-	1.1	1.3	-	Note6
Chromaticity Coordinates	-	White (x, y)		-	(0.255, 0.310)	-	-	Note2
Viewing angle range	θx+	CR > 10, White/Black		-	85	-	deg.	Note4
	θx-	θy±=0°		-	85	-	deg.	
	θy+	CR > 10, White/Black $\theta x \pm = 0^{\circ}$		-	85	-	deg.	
	θу-			-	85	-	deg.	
Response time (Module surface temperature :TBD)	Ton	Black to White	$10\% \rightarrow 90\%$	-	15	-	ms	Note5
	Toff	White to Black	$90\% \rightarrow 10\%$	-	15	-	ms	Note5
Luminance control range	-	Maximum lumina	ance: 100%	-	30 to 100	-	%	-

# **17. OPTICAL CHARACTERISTICS**

Note1: Measurement conditions are as follows.

Ta = 25°C, VDD = 12V, VDDB=12V, Display mode: QSXGA, Horizontal cycle = 123.9kHz, Vertical cycle = 60.0Hz

Optical characteristics are measured at luminance saturation after 20minutes from working the product, in the dark room. Also measurement method for luminance is as follows.




Note2: Viewing angle is  $\theta x = \pm 0^\circ$ ,  $\theta y = \pm 0^\circ$ . at center.

Note3: The contrast ratio is calculated by using the following formula.

Contrast ratio (CR) = Luminance with all pixels in "white" Luminance with all pixels in "black"


30/35

Note4: Definition of viewing angles



#### Note5: Definition of response times

Response time is measured, the luminance changes from " black " to " white ", or " white " to " black " on the same screen point, by photo-detector. Ton is the time it takes the luminance change from 10% up to 90%. Also Toff is the time it takes the luminance change from 90% down to 10% (See the following diagram.).




Note6: Definition of luminance uniformity

The luminance uniformity is calculated by using following formula.

Luminance uniformity = \_\_\_\_\_\_ Minimum Luminance

The luminance is measured at near the 5 points shown below.




31/35

# **18. RELIABILITY TESTS**

Test item		Condition	Judgment		
High temperature and humidity (Operation)		<ol> <li>60 ± 2°C, RH = 60%, 240hours</li> <li>Display data is white.</li> </ol>	No display malfunctions Note		
Heat cycle (Operation)		<ul> <li>① 0 ± 3°C1hour</li> <li>55 ± 3°C1hour</li> <li>② 50cycles, 4hours/cycle</li> <li>③ Display data is white.</li> </ul>	No display malfunctions Note		
Thermal shock (Non operation)		<ol> <li>20 ± 3°C30minutes 60 ± 3°C30minutes</li> <li>100cycles, 1hour/cycle</li> <li>Temperature transition time is within 5 minutes.</li> </ol>	No display malfunctions Note:		
Vibration (Non operation)		<ul> <li>① 5 to 100Hz, 11.76m/s<sup>2</sup></li> <li>② 1 minute/cycle</li> <li>③ X, Y, Z direction</li> <li>④ 10 times each directions</li> </ul>	No display malfunctions Note: No physical damages		
Mechanical shock (Non operation)		<ul> <li>① 294m/s<sup>2</sup>, 11ms</li> <li>② X, Y, Z direction</li> <li>③ 3 times each directions</li> </ul>	No display malfunctions Note No physical damages		
ESD (Operation)		<ul> <li>① 150pF, 150Ω, ±10kV</li> <li>② 9 places on a panel surface Note2</li> <li>③ 10 times each places at 1 sec interval</li> </ul>	No display malfunctions Note1		
Dust (Operation)		<ol> <li>Sample dust: No.15 (by JIS-Z8901)</li> <li>15 seconds stir</li> <li>8 times repeat at 1 hour interval</li> </ol>	No display malfunctions Note:		
Low pressure	operation	<ul> <li>① 53.3 kPa</li> <li>② 0°C±3°C24 hours</li> <li>③ 55°C±3°C24 hours</li> </ul>	No. Frank and Constitute - No. 6		
	non- operation	<ul> <li>① 15 kPa</li> <li>② -20°C±3°C24 hours</li> <li>③ -60°C±3°C24 hours</li> </ul>	No display malfunctions No		

Note1: Display functions are checked under the same conditions as product inspection. Note2: See the following figure for discharge points



32/35

#### **19. PRECAUTIONS**

#### **19.1 MEANING OF CAUTION SIGNS**

The following caution signs have very important meaning. Be sure to read "19.2 CAUTIONS", after understanding this contents!

**CAUTION** This sign has a meaning that customer will be injured himself and/or the product will sustain a damage, if customer makes a mistake in operations.



This sign has the meaning that customer will get an electrical shock, if customer has wrong operations.



This sign has the meaning that customer will be injured by himself, if customer has wrong operations.

#### **19.2 CAUTIONS**

Do not touch HIGH VOLTAGE PART of the inverter while turn on. Customer will be in danger of an electric shock.

# -

\* Pay attention to burn injury for the working IC! It may be over 35°C from ambient temperature.

\* Do not shock and press the LCD panel and the backlight lamp! There is a danger of breaking, because they are made of glass. (Shock: To be not greater 294m/s<sup>2</sup> and to be not greater 11ms, Pressure: To be not greater 19.6N)

#### **19.3 ATTENTIONS**

- (1) Handling of the product
  - ① Take hold of both ends without touch the circuit board when customer pulls out products (LCD modules) from inner packing box. If customer touches it, products may be broken down or out of adjustment, because of stress to mounting parts.
  - ② If customer puts down the product temporarily, the product puts on flat subsoil as a display side turns down.
  - ③ Take the measures of electrostatic discharge such as earth band, ionic shower and so on, when customer deals with the product, because products may be damaged by electrostatic.
  - ④ The torque for mounting screws must never exceed 0.34N·m. Higher torque values might result in distortion of the bezel.
  - ⑤ Do not press or rub on the sensitive display surface. If customer clean on the panel surface, NEC Corporation recommends using the cloth with ethanolic liquid such as screen cleaner for LCD.

33/35


- © Do not push-pull the interface connectors while the product is working, because wrong power sequence may break down the product.
- To not hook cables nor pull connection cables such as flexible cable and so on, for fear of damage.

#### (2) Environment

- ① Do not operate or store in high temperature, high humidity, dewdrop atmosphere or corrosive gases. Keep the product in antistatic pouch in room temperature, because of avoidance for dusts and sunlight, if customer stores the product.
- <sup>(2)</sup> Do not operate in high magnetic field. Circuit boards may be broken down by it.
- ③ Use an original protection sheet on the product surface (polarizer). Adhesive type protection sheet should be avoided, because it may change color or properties of the polarizer.

#### (3) Characteristics

- ① Response time, luminance and color may be changed by ambient temperature.
- ② The LCD may be seemed luminance non-uniformity, flicker, vertical seam or small spot by display patterns.
- ③ Optical characteristics (e.g. luminance, display uniformity, etc.) gradually is going to change depending on operating time, and especially low temperature, because the LCD has cold cathode fluorescent lamps.
- (1) Do not display the fixed pattern for a long time because it may cause image sticking. Use a screen saver, if the fixed pattern is displayed on the screen.
- ⑤ The display color may be changed by viewing angle because of the use of condenser sheet in the backlight unit.
- <sup>®</sup> Optical characteristics may be changed by input signal timings.
- The interference noise of input signal frequency for this product's signal processing board and luminance control frequency of customer's backlight inverter may appear on a display. Set up luminance control frequency of backlight inverter so that the interference noise does not appear.
- (8) The product may be changed of luminance by voltage variation, even if power source applies recommended voltage to backlight inverter.
- <sup>(9)</sup> Optical characteristics may be changed by input signal timings.
- (4) Other
  - ① All GND, GNDB, VDD and VDDB terminals should be connected without a non-connected signal line.
  - <sup>(2)</sup> Do not disassemble a product or adjust volume without permission of NEC Corporation.
  - ③ See "REPLACEMENT MANUAL FOR LAMPHOLDER SET", if customer would like to replace backlight lamps.
  - ④ Pay attention not to insert waste materials inside of products, if customer uses screwnails.
  - S When customer returns product for repair and so on, pack it with original shipping package because of avoidance of some damages during transportation.



35/3

<b>REVISION HISTORY</b>								
Edition	Document number	Prepared date		Revision contents and	signature			
1st edition	DOD-M- 1167	Sep. 25, 2002	<b>Revision contents</b> New issue					
			Signature of writer Approved by Coshihide Mo T. ITO	Checked by	Prepared by R. KAWASHIMA			